SoC RTL Design Engineer

Job updated alrededor de 6 horas ago

Descripción del trabajo

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  • 3 years of experience in RTL coding using Verilog or Systemverilog language.
  • Experience in STA closure, DV test-plan review, and coverage analysis of the sub-system and chip level verification.

Preferred qualifications:

  • Master's degree in Electrical Engineering, Computer Science, or a related field.
  • Knowledge in one or more of these areas: Process Cores, Interconnects, Debug and Trace, Security, Interrupts, Clocks/Reset, Power/Voltage Domains, Pin-muxing.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.

Responsibilities

  • Define the microarchitecture of Subsystems or SoCs and work with the team to deliver a quality, schedule compliant design.
  • Perform RTL coding for Subsystems/SoC integration, function/performance simulation debug, Lint/CDC/FV/UPF checks.
  • Work closely with the cross-functional team of Architecture, Verification, Design for Test, Physical Design, and Software teams to make design decisions.
  • Define the block level design document such as interface protocol, block diagram, transaction flow, pipeline, etc.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Enlace de invitación personal
Este es su enlace personal de referencia para la invitación a un puesto de trabajo. Recibirás una notificación por correo electrónico cuando alguien solicite el puesto a través de tu enlace de trabajo.
Share this job
Logo of Google.

Sobre nosotros

Google’s mission is to organize the world‘s information and make it universally accessible and useful.

Since our founding in 1998, Google has grown by leaps and bounds. From offering search in a single language we now offer dozens of products and services—including various forms of advertising and web applications for all kinds of tasks—in scores of languages. And starting from two computer science students in a university dorm room, we now have thousands of employees and offices around the world. A lot has changed since the first Google search engine appeared. But some things haven’t changed: our dedication to our users and our belief in the possibilities of the Internet itself.


Equipo

Avatar of the user.
HR @ Google

Trabajos

A tiempo completo
Nivel medio-superior
1
Negotiable

A tiempo completo
Nivel medio-superior
1
Negotiable

A tiempo completo
Nivel medio-superior
1
Negotiable