



1. Design and RTL implementation of SoC debug modules
2. Integration and verification of debug components (e.g., trace, monitor, access port)
3. Debug signal capture, trace, and analysis for SoC platforms
4. BUS topology and debug mechanism circuit design
5. Support SoC debug flow and issue localization
6. Collaborate with cross-functional teams to optimize debug performance
7. Documentation and test specification for SoC debug features
1. Experience in RTL design (Verilog/SystemVerilog)
2. Familiarity with SoC architecture and debug methodologies
3. Knowledge of digital design verification and simulation tools
4. Good problem-solving and analytical skills
5. Strong teamwork and communication abilities
6. Experience with scripting languages (e.g., Python, Perl) is a plus
7. Experience with FPGA prototyping or lab debug is a plus
Education: Master's Degree
聯發科技成立於1997年,透過持續投資先進製程與前瞻技術,現已成長為全球領先的IC設計公司,提供涵蓋智慧手持裝置、智慧家庭應用、無線連結技術及物聯網產品等多個領域的系統晶片整合解决方案(SoC),並居市場領先地位。聯發科技一年約出貨15億顆晶片落實在上億台的終端產品在全球各地上市。聯發科技提供高度整合與創新性的晶片設計方案,不僅協助製造商優化供應鏈及縮短新產品開發時間,還利於其在全球成熟及發展中市場建立競爭優勢。
聯發科技致力讓科技產品更普及,因為我們相信科技能夠改善人類的生活、與世界連結,每個人都有潛力利用科技創造無限可能(Everyday Genius)。了解更多訊息,請瀏覽:www.mediatek.com.