Cake Job Search

Advanced filters
Off
Logo of Google.
Minimum qualifications: Bachelor’s degree in Electrical or Computer Engineering, or equivalent practical experience. Experience with ARM-based SoCs, interconnects, and ASIC methodology. Experience with RTL design using Verilog/System Verilog and microarchitecture. Experience with a scripting language like Python or Perl. Preferred qualifications: Master’s degree in Electrical or Computer Engineering. 3 years of experience with IP design for clocking, interconnects, and peripherals. Experience wi
Logo of Google.
Minimum qualifications: Bachelor’s degree in Electrical or Computer Engineering or equivalent practical experience. 6 years of experience with ARM-based System on a chip (SoCs), interconnects and Application-Specific Integrated Circuit (ASIC) methodology. 5 years of experience with Register-Transfer Level (RTL) design using Verilog/System Verilog and microarchitecture. Experience with a coding language like Python or Perl. Preferred qualifications: Master's degree or PhD in Electrical Engineerin
Logo of Google.
Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 8 years of experience in ASIC development with Verilog/SystemVerilog, VHDL. Experience with ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT). Experience in micro-architecture and design of IPs and subsystems in Networking domain such as packet processing, bandwidth management, congestion control,
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 5 years of experience in high-performance CPU or AI accelerator logic/RTL design/integration including microarchitecture definition and PPA optimizations. Experience with a HDL language and front-end design methodology. Experience with CPU, cache subsystem integration with SOC. Experience wit
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 3 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques. Preferred qualifications: Master's de
Logo of Google.
Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience. 3 years of experience in RTL coding using Verilog or Systemverilog language. Experience in STA closure, DV test-plan review, and coverage analysis of the sub-system and chip level verification. Preferred qualifications: Master's degree in Electrical Engineering, Computer Science, or a related field. Knowledge in one or more of these areas: Process Cores, Interconnects, Debug
Logo of Google.
Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 3 years of experience with Hardware IP design using Verilog/System Verilog and microarchitecture. 3 years of experience with the Register-Transfer Level (RTL) quality check tool flows (e.g., Lint, CDC, RDC, Synthesis). Preferred qualifications: Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science,
Logo of Google.
Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience. 18 years of experience with digital logic design principles, RTL design concepts or verification methodologies and languages such as Universal Verification Methodology (UVM) and SystemVerilog. Experience in leading design development or functional verification team in Intellectual Property (IP) development for SoCs including Power, Performance and Area
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 9 years of experience in microprocessor architecture through coursework or industry experience. Experience in logic design through coursework or industry experience. Preferred qualifications: Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an e
Logo of Google.
Minimum qualifications: Bachelor's degree in Computer Science, Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience. 3 years of experience in ASIC/SoC development with Verilog/SystemVerilog. Experience in design of Machine Learning IPs, or graphics IPs, managing low precision/mixed precision numerics. Experience in ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT). Preferred qualifications: Experience w

Cake Job Search

Join Cake now! Search tens of thousands of job listings to find your perfect job.