ResumeCreate your job-winning resume using our free resume builder.
PortfolioShowcase your skills and projects with a professional portfolio.ResumeCreate your job-winning resume using our free resume builder.Resume BuilderMake a resume for free.Resume TemplatesAccess our extensive library of professional & ready-to-use templates.Resume ExamplesGet inspired by real resume examples to create your own.Occupation GuideAccess resume writing guides tailored for different professions.Resume HelpGet expert advice on all things resume from our team of recruitment specialists.Cake AI Resume CheckerNewAnalyzes your resume using Cake AI for detailed feedback.- Success StoriesBusiness ExcellenceAbout CakeFeatured Reads
Jobs
Tools
Resume
Create your job-winning resume using our free resume builder.
Portfolio
Showcase your skills and projects with a professional portfolio.
Resume
Create your job-winning resume using our free resume builder.
Resume Builder
Make a resume for free.
Resume Templates
Access our extensive library of professional & ready-to-use templates.
Resume Examples
Get inspired by real resume examples to create your own.
Occupation Guide
Access resume writing guides tailored for different professions.
Resume Help
Get expert advice on all things resume from our team of recruitment specialists.
Cake AI Resume CheckerNew
Analyzes your resume using Cake AI for detailed feedback.
Resources
Success Stories
Business Excellence
About Cake
Hire
施詠皓
學生
目前就Georgia Tech 碩一，掌握IC desgin 的設計流程並熟習運用EDA相關工具，主要研究方向為類比及混合訊號的晶片設計，熟悉市面上現有的晶片產品及半導體製造，希望在2024暑假有機會進入業界實習
Purdue University
Georgia Institute of Technology
台灣台中
Taiwan
Featured Resume
Uploaded on Apr 24th 2024
Professional Background
- Current statusStudying
- ProfessionElectronics Engineer
- Fields
- Work experienceLess than 1 year (Less than 1 year relevant)
- Management
- Skills
- LanguagesEnglish・FluentChinese・Native or Bilingual
- Highest level of education
Job search preferences
- Desired job typeIntern・Interested in working remotely
- Desired positions暑期實習生
- Desired work locations
- Freelance
Work Experience
研究助理
完成 “A High Resolution Time to Digital Convertor on Chip Using Vernier Delay Line Architecture” 論文的撰寫
• 使用 Hspice 和 Cadence Virtuoso 完成 IC 線路的布局並使用 FPGA 來進行晶片的驗證
• 使用 Vernier Delay Line 的架構已達到 45 皮秒的解析度
• 使用台積電 .18製程進行製造
Education
Master of Science (MS)
・
Electrical engineering