Coordinated wafer/lot and experiment management for new logic technologies in a cutting-edge semiconductor 12-inch fab in mainland China. Conducted inline status and HOL evaluation, handling fab excursions, ensuring smooth project execution. Analyzed WAT and CP data using Hiyes, JMP, and Python for process optimization. Led Product Qualification aspects by collaborating with the reliability team.